

Perlmutter - A 2020 Pre-Exascale GPU-accelerated System for NERSC - Architecture and Application Performance Optimization



Nicholas J. Wright
Perlmutter Chief Architect

Sixth Workshop on Accelerator
Programming Using Directives


18 November 2019

NERSC has a dual mission to advance science and the state-of-the-art in supercomputing


- We collaborate with computer companies years before a system's delivery to deploy advanced systems with new capabilities at large scale
- We provide a highly customized software and programming environment for science applications
- We are tightly coupled with the workflows of DOE's experimental and observational facilities – ingesting tens of terabytes of data each day
- Our staff provide advanced application and system performance expertise to users




NERSC's Users Demonstrate Groundbreaking Science Capability




Large Scale Particle
in Cell Plasma
Simulations




Stellar Merger Simulations with
Task Based Programming




Largest Ever Quantum
Circuit Simulation




Largest Ever Defect Calculation
from Many Body Perturbation
Theory > 10PF



Deep Learning at 15PF (SP) for Climate and HEP



Celeste: 1st Julia app to
achieve 1 PF




Galactos: Solved 3-pt correlation
analysis for Cosmology @9.8PF

NERSC also supports a large number of users and projects from DOE SC's experimental and observational facilities




Palomar Transient
Factory
Supernova



Planck Satellite
Cosmic Microwave
Background
Radiation




Alice
Large Hadron Collider




Atlas
Large Hadron Collider




Star
Particle Physics




LZ



DESI



Dayabay
Neutrinos




ALS
Light Source




LCLS
Light Source



Joint Genome Institute
Bioinformatics



Cryo-EM




NCEM



LSST-DESC

NERSC Systems Roadmap



2013

**NERSC-7:
Edison
Multicore
CPU**

2016

NERSC-8: Cori
Manycore CPU
NESAP Launched:
transition applications to
advanced architectures

2020

NERSC-9:
CPU and GPU nodes
Continued transition of
applications and support for
complex workflows

2024

**NERSC-10:
Exa system**

2028

**NERSC-11:
Beyond
Moore**

Increasing need for energy-efficient architectures

Perlmutter is a Pre-Exascale System

Pre-Exascale Systems

Exascale Systems

2013

2016

2018

2020

2021-2023



Mira
Argonne
IBM BG/Q



Theta
Argonne
Intel/Cray KNL



Summit
ORNL
IBM/NVIDIA
P9/Volta



Perlmutter
LBNL
Cray/NVIDIA/AMD



Aurora
Argonne
Intel/Cray



Titan
ORNL
Cray/NVidia K20



CORI
LBNL
Cray/Intel Xeon/KNL



Sequoia
LLNL
IBM BG/Q



Trinity
LANL/SNL
Cray/Intel Xeon/KNL



Sierra
LLNL
IBM/NVIDIA
P9/Volta



CROSSROADS
LANL/SNL
TBD



FRONTIER
ORNL
Cray/AMD



EL CAPITAN
LLNL
Cray/?

Pre-Exascale Systems

Exascale Systems

2013

2016



2018

2020

2021-2023



NVIDIA



NERSC
Perlmutter
LBNL
Cray/NVIDIA/AMD

A21
Aurora
2021
Argonne
Intel/Cray

FRONTIER
ORNL
Cray/AMD



LANL/SNL
TBD




LLNL
Cray/?

Perlmutter: A System Optimized for Science




- GPU-accelerated and CPU-only nodes meet the needs of large scale simulation and data analysis from experimental facilities
- Cray “Slingshot” - High-performance, scalable, low-latency Ethernet-compatible network
- Single-tier All-Flash Lustre based HPC file system, >6x Cori’s bandwidth
- Dedicated login and high memory nodes to support complex workflows
- Delivery in early FY21



AMD "Milan" CPU

- ~64 cores
- "ZEN 3" cores - 7nm+
- AVX2 SIMD (256 bit)

>=Rome specs




8 channels DDR memory

- >= 256 GiB total per node

1 Slingshot connection

- 1x25 GB/s

~ 1x Cori



4x NVIDIA “Volta-next” GPU

- > 7 TF
- > 32 GiB, HBM-2
- NVLINK

Volta
specs


1x AMD CPU

4 Slingshot connections

- 4x25 GB/s

GPU direct, Unified Virtual
Memory (UVM)


2-3x Cori



Slingshot Network




- **High Performance scalable interconnect**
 - Low latency, high-bandwidth, MPI performance enhancements
 - 3 hops between any pair of nodes
 - Sophisticated congestion control and adaptive routing to minimize tail latency
- **Ethernet compatible**
 - Blurs the line between the inside and the outside of the machine
 - Allow for seamless external communication
 - Direct interface to storage



Perlmutter has a All-Flash Filesystem



- **Fast** across many dimensions
 - 4 TB/s sustained bandwidth
 - 7,000,000 IOPS
 - 3,200,000 file creates/sec
- **Usable** for NERSC users
 - 30 PB usable capacity
 - Familiar Lustre interfaces
 - New data movement capabilities
- **Optimized** for NERSC data workloads
 - NEW small-file I/O improvements
 - NEW features for high IOPS, non-sequential I/O



Community FS
~ 200 PB, ~500 GB/s


Terabits/sec to
ESnet, ALS, ...

Perlmutter: A System Optimized for Science




- GPU-accelerated and CPU-only nodes meet the needs of large scale simulation and data analysis from experimental facilities
- Cray “Slingshot” - High-performance, scalable, low-latency Ethernet-compatible network
- Single-tier All-Flash Lustre based HPC file system
- Dedicated login and high memory nodes to support complex workflows

How do we optimize the size of each partition?




NERSC System Utilization (Aug'17 - Jul'18)



- 3 codes > 25% of the workload
- 10 codes > 50% of the workload
- 35 codes > 75% of the workload
- Over 600 codes comprise the remaining 25% of the workload.

GPU Readiness Among NERSC Codes (Aug'17 - Jul'18)



GPU Status & Description	Fraction
Enabled: Most features are ported and performant	37%
Kernels: Ports of some kernels have been documented.	10%
Proxy: Kernels in related codes have been ported	20%
Unlikely: A GPU port would require major effort.	13%
Unknown: GPU readiness cannot be assessed at this time.	20%

How many GPU nodes to buy - Benchmark Suite Construction & Scalable System Improvement

Select codes to represent the anticipated workload

- Include key applications from the current workload.
- Add apps that are expected to be contribute significantly to the future workload.

Scalable System Improvement

Measures aggregate performance of HPC machine

- How many more copies of the benchmark can be run relative to the reference machine
- Performance relative to reference machine

$$SSI = \left\langle \frac{\#Nodes \times Jobsizes \times Perf_per_node}{\#Nodes_{Ref} \times Jobsizes_{Ref} \times Perf_per_node_{Ref}} \right\rangle$$

Application	Description
Quantum Espresso	Materials code using DFT
MILC	QCD code using staggered quarks
StarLord	Compressible radiation hydrodynamics
DeepCAM	Weather/Community Atmospheric Model 5
GTC	Fusion PIC code
“CPU Only” (3 Total)	Representative of applications that cannot be ported to GPUs




Hetero system design & price sensitivity:

Budget for GPUs increases as GPU price drops

Chart explores an isocost design space

- Vary the budget allocated to GPUs
- Assume GPU enabled applications have performance advantage = 10x per node, 3 of 8 apps are still CPU only.
- Examine GPU/CPU node cost ratio



GPU / CPU \$ per node	SSI increase vs. CPU-Only (@ budget %)	
8:1	None	No justification for GPUs
6:1	1.05x @ 25%	Slight justification for up to 50% of budget on GPUs
4:1	1.23x @ 50%	GPUs cost effective up to full system budget, but optimum at 50%




Application readiness efforts justify larger GPU partitions.

Explore an isocost design space

- Assume 8:1 GPU/CPU node cost ratio.
- Vary the budget allocated to GPUs
- Examine GPU / CPU *performance* gains such as those obtained by software optimization & tuning. 5 of 8 codes have 10x, 20x, or 30x speedup.

GPU / CPU perf. per node	SSI increase vs. CPU-Only (@ budget %)	
10x	None	No justification for GPUs
20x	1.15x @ 45%	Compare to 1.23x for 10x at 4:1 GPU/CPU cost ratio
30x	1.40x @ 60%	Compare to 3x from NESAP for KNL



How to Enable NERSC's diverse community of 7,000 users, 750 projects, and 700 codes to run on advanced architectures like Perlmutter and beyond?

- [NERSC Exascale Science Application Program \(NESAP\)](#)
- Engage ~25 Applications
- up to 17 postdoctoral fellows
- Deep partnerships with every SC Office area
- Leverage vendor expertise and community hack-a-thons
- Knowledge transfer through documentation and training for all users
- Optimize codes with improvements relevant to multiple architectures

GPU Transition Path for Apps




NESAP for Perlmutter will extend activities from NESAP

1. Identifying and exploiting on-node parallelism
2. Understanding and improving data-locality within the memory hierarchy


What's New for NERSC Users?

1. Heterogeneous compute elements
2. Identification and exploitation of even more parallelism
3. Emphasis on performance-portable programming approach:
 - Continuity from Cori through future NERSC systems and other DOE platforms

NESAP For Cori Speedups



OpenMP is the most popular non-MPI parallel programming technique



- Results from ERCAP 2017 user survey
 - Question answered by 328 of 658 survey respondents
- Total exceeds 100% because some applications use multiple techniques

OpenMP meets the needs of the NERSC workload



- **Supports C, C++ and Fortran**
 - The NERSC workload consists of ~700 applications with a relatively equal mix of C, C++ and Fortran
- **Provides portability to different architectures at other DOE labs**
- **Works well with MPI: hybrid MPI+OpenMP approach successfully used in many NERSC apps**
- **Recent release of OpenMP 5.0 specification – the third version providing features for accelerators**
 - Many refinements over this five year period

NRE partnership with PGI/NVIDIA



 **BERKELEY LAB COMPUTING SCIENCES**
LAWRENCE BERKELEY NATIONAL LABORATORY

U.S. DEPARTMENT OF **ENERGY**

A-Z INDEX | PHONE BOOK | CAREERS |  SHARE |  FOLLOW

Home About **News & Media** Seminars Careers Awards Safety For Staff

Home » News & Media » News » NERSC, NVIDIA to Partner on Compiler Development for Perlmutter System

NEWS & MEDIA

News

CS in the News
InTheLoop

NERSC, NVIDIA to Partner on Compiler Development for Perlmutter System



MARCH 21, 2019

The National Energy Research Scientific Computing Center (NERSC) at Lawrence Berkeley National Laboratory (Berkeley Lab) has signed a contract with NVIDIA to enhance GPU compiler capabilities for Berkeley Lab's next-generation Perlmutter supercomputer.

In October 2018, the U.S. Department of Energy (DOE) announced that NERSC had signed a contract with Cray for a pre-exascale supercomputer named "Perlmutter," in honor of Berkeley Lab's Nobel Prize-winning astrophysicist Saul Perlmutter. The Cray Shasta machine, slated to be delivered in 2020, will be a heterogeneous system



OpenMP NRE – Status & Future Plans



Contract items completed

- Agreed on the subset of OpenMP target offload features to be included in the PGI compiler
- Created an OpenMP test suite containing micro-benchmarks, mini-apps, and the ECP SOLLVE V&V suite to evaluate correctness and performance
- Selected 5 NESAP application teams to partner with NVIDIA/PGI to add OpenMP target offload directives to the applications

Next contract items

- Evaluate the Alpha compiler on Cori-GPU
- Evaluate upcoming compiler releases: Apr 2020 and Oct 2020
 - More NESAP and NERSC users will get access with each compiler release

Engaging around Performance Portability




NERSC is working with PGI/NVIDIA to enable OpenMP GPU acceleration



NERSC Hosted Past C++ Summit and ISO C++ meeting on HPC.



NERSC is a Member



NERSC is leading development of performanceportability.org



Doug Doerfler Lead Performance Portability Workshop at SC18. and 2019 DOE COE Perf. Port. Meeting

NERSC-9 will be named after Saul Perlmutter

- Winner of 2011 Nobel Prize in Physics for discovery of the accelerating expansion of the universe.
- Supernova Cosmology Project, lead by Perlmutter, was a pioneer in using NERSC supercomputers combine large scale simulations with experimental data analysis
- Login “saul.nersc.gov”




Perlmutter: A System Optimized for Science

- Cray Shasta System providing 3-4x capability of Cori system
- First NERSC system designed to meet needs of both large scale simulation and data analysis from experimental facilities
 - Includes both NVIDIA GPU-accelerated and AMD CPU-only nodes
 - Cray Slingshot high-performance network will support Terabit rate connections to system
 - Optimized data software stack enabling analytics and ML at scale
 - All-Flash filesystem for I/O acceleration
- Robust readiness program for simulation, data and learning applications and complex workflows
- Delivery in early FY 2021



NERSC Systems Roadmap



**NERSC-7:
Edison
Multicore
CPU**

2016

NERSC-8: Cori
Manycore CPU
NESAP Launched:
transition applications to
advanced architectures

2020



**NERSC-9:
CPU and GPU nodes**
Continued transition of
applications and support for
complex workflows

2024

**NERSC-10:
Exa system**

2028

**NERSC-11:
Beyond
Moore**

Increasing need for energy-efficient architectures


Will GPUs work for everybody?



- **Will 100% of the NERSC workload be able to utilize GPUs by 2024?**
 - Yes, they just need to modify their code
 - No, their algorithm needs changing
 - No, their physics is fundamentally not amenable to data parallelism
 - No, they just don't have time or need too



Technology Scaling Trends



Next-Next generation Process Nodes have been announced



EE Times

HOME NEWS PERSPECTIVES DESIGNLINES VIDEOS RADIO EDUCATION

DESIGNLINES | SOC DESIGNLINE

TSMC Aims to Build World's First 3-nm Fab

By Alan Patterson, 10.02.17

TAIPEI — Taiwan Semiconductor Manufacturing (TSMC) has announced plans to build a 3-nm semiconductor manufacturing facility in the Tainan Science Park in southern Taiwan, with a target start of manufacturing in 2025.



ANANDTECH

PC COMPONENTS SMARTPHONES & TABLETS SYSTEMS ENTERPRISE

TRENDING TOPICS CPU | INTEL | AMD | MOBILE | SMARTPHONES | STORAGE | RYZEN | SSDS | GPU

Home > Semiconductors

Samsung Announces 3nm GAA MBCFET PDK, Version 0.1

by Ian Cutress on May 14, 2019 8:00 PM EST

Posted in Semiconductors Samsung 3nm GAAFET MBCFET

26 Comments + Add A Comment

Planar FET FinFET GAAFET (Nanowire) MBCFET™ (Nanosheet)

ANANDTECH

PC COMPONENTS SMARTPHONES & TABLETS SYSTEMS ENTERPRISE

TRENDING TOPICS CPU | INTEL | AMD | MOBILE | SMARTPHONES | STORAGE | RYZEN | SSDS | GPU

Home > CPUs

Intel Details Manufacturing through 2023: 7nm, 7+, 7++, with Next Gen Packaging


by Ian Cutress & Anton Shilov on May 8, 2019 4:35 PM EST

Posted in CPUs Intel 14nm 10nm 7nm EMIB 14++ FOVEROS Xe 10+ 10++ 7+ 7++ GPGPU

237 Comments + Add A Comment



Specialization: End Game for Moore's Law



NVIDIA builds deep learning appliance with V100 Tesla's




RISC-V is an open hardware platform



Intel buys deep learning startup, Nervana




FPGAs offer configurable specialization



Google designs its own Tensor Processing Unit (TPU)

Potential 2024 Node




- Vendors converging to a mixture of energy-efficient Thin Cores/Accelerators and Fat Cores
- Potentially with DRAM/NVRAM
- (Hopefully) leads to less focus on data motion and more on identifying parallelism

Potential NERSC-10 system #1



Edge Services


Interconnect



Heterogeneous nodes

Storage


Potential NERSC-10 system #2



Exploring Workflow Accelerators for SC Applications with NERSC-9 and Slingshot network

- *What accelerators map to existing SC workloads? And what SC challenges could be solved with emerging accelerators?*
- Key areas of investigation
 - Identify common algorithms, kernels, motifs that run well on emerging accelerators.
 - Determine feasibility of configurable processing technologies, e.g. FPGAs?
 - Analyze changing workload requirements, e.g. ML.


Neural Network Processors



Emerging Technologies



Quantum Computing



Programmable Arrays

Next Generation GPUs



Spectrum of approaches to optimizing an application for accelerators - today



Add directives to identify parallelism

Refactor data structures for each accelerator

Easier

Harder

Control data motion

Change algorithm

Spectrum of approaches to optimizing an application for accelerators



Add directives to identify parallelism

Refactor data structures for each accelerator

Easier

Harder

~~Control flow~~

Change algorithm

Spectrum of approaches to optimizing an application for accelerators




Add directives to identify parallelism

Refactor data structures *once for each accelerator*

Easier

Harder

Control  notation

Change algorithm

- **Hardware trends should reduce some of the burden on programmers today**
- **Software developments that separate or abstract away the details of the hardware should similarly help**
 - Programmer (or library expert) specializes the code for the hardware, e.g. Kokkos, Raja, OpenMP-5 declare variant and metadirective directives
 - Programmer specifies that parallel transformations are safe and allows compiler to specialize for the hardware, e.g. OpenMP-5 loop directive, Fortran do concurrent
- **Unrealistic to expect performance *and* portability while hardware has not converged**

- **Will there be a Workshop on Accelerator Programming Using Directives (WACCPD) in 2024?**
 1. Yes
 2. No

- **Will we still need directives in 5 yrs? 10 yrs ?**
 1. Yes
 2. No

- **Will there be a Workshop on Accelerator Programming Using Directives (WACCPD) in 2024?**
 1. Yes
 2. **No – I hope the conversation will have moved on by then!**

- **Will we need directives in 5 yrs? 10 yrs?**
 1. **Yes – For some other reason....**
 2. No

Thank you !



We are hiring - <https://jobs.lbl.gov/>

View from AMD - can we exploit this to benefit NERSC users ?



OPTIMIZING SYSTEM PERFORMANCE WITH HETEROGENEOUS COMPUTING

